VLSI ARRAY PROCESSOR

R&D STATUS REPORT

DARPA ORDER NO. 4001

CONTRACT NO. N00014-80-C-0693

CONTRACT DATE: August 1, 1980

PRINCIPAL INVESTIGATOR: Ed Greenwood

PHONE: (602)949-3349

JANUARY 11, 1982

REPORTING PERIOD - Thru December 31, 1981

APPROVED BY: *Dale L. Fadley*

Dale Fadley
Section Manager
Tactical Secure Systems

Motorola, Inc
Scottsdale, AZ

Detail design of the Arithmetic Processor Unit (APU) chip has been completed. All cell types (100) have been run through the design rule check (DRC) programs, corrected and verified. DRC runs on the entire chip have been run and all corrections have been made. Fifteen out of eighteen of the chip DRC corrections have been verified. The metal, polysilicon and information data layers of the APU layout is shown in Figure 1. Figure 2 is a high level chip plan. The attached drawings, titled "VLSI Array Processor Arithmetic Processor Unit Chip Plan" is a detail drawing of the APU Chip Plan. Completion of design checks will be accomplished by January 15, 1982. Then the APU chip data base will be sent to MICARL for shrink to 3 micron rules (design was done in 4 micron rules) and compensation before initiating mask fabrication.

The functional level simulator of the APU has been built and verified using a set of APU diagnostic code. A gate level logic simulation of the APU has been built. The same set of APU Diagnostic Code is in integration and checkout of the APU logic simulator. This integration and test task is approximately 25% complete. This task will be completed before January 31, 1982.

The APU breadboard modules have been fabricated and check out has been initiated. The Array Processor Demonstration System (APDS) modules are in the wire-wrap process.

The APDS and APU microcode assembler have been built and checked out. The linker and loader for the APDS have also been built. The APDS simulator is approximately 75% built.

FIGURE 1

APU LAYOUT

3

298 MILS

| VSS | XA6 | XA0 | XA1 | XA2 | XA3 | XA4 | X15 | X14 | X13 | X12 | X11 | X10 | X9 | X8 | X7 | X6 | X5 | X4 | X3 | X2 | X1 | X0 |

XA7
XA8
XA9
I17
I15
I16
I18
XA10
XA11
XA12
XA13
XA14
XA15
YA0
YA1
YA2
YA3
YA4
YA5
YA6
YA7
YA8
YA9
YA10
YA11

LSB
INSTRUCTION LOGIC FOR XAC
50 MILS
INSTRUCTION LOGIC FOR YAC
LSB
X ADDRESS CONTROLLER
MSB
Y ADDRESS CONTROLLER
136 MILS
19 MILS
MSB

XI (16)
XCO(16)

X_L, Y_L REGISTERS (2-15)

R-BUS (16)

Y_L XI   XCO

MPA MBP MSB

MPA MPS LSB

XL. YL 0, 1

MULTIPLIER

90 MILS

162 MILS
MPL MPR
LSB MSB

MPL MSB

MPR LSB

MPL/MPR BUS

X_S, Y_S BUS (32), SYCL, ICL

MSB

LSB

YCO   YI

ADDERS AND REGISTERS
WITH TEST, FLOAT AND SIZE

103 MILS

183 MILS
YI (16)
YCO (16)

50 MILS

R REGISTERS

R10
R11
R12
R13
I18
I0
I1
I2
I3
I4
I5
I6
I7
VDD
ICL
SYCL
I8
I9
I10
I11
I12
I13
I14
MSA
HCI
HRS0
OVFL

INSTRUCTION REGISTERS AND DECODE FOR XL, YL, XOUT AND MULTIPLIER

CLOCK BUFFERS

INSTRUCTION REGISTERS AND DECODE FOR ADDERS AND REGISTERS

| YA12 | YA13 | YA14 | YA15 | GRS1 | CO | EQL | LTL | Y15 | Y14 | Y13 | Y12 | Y11 | Y10 | Y9 | Y8 | Y7 | Y6 | Y5 | Y4 | Y3 | Y2 | Y1 | Y0 |

305 MILS
8001-7

FIGURE 2

APU CHIP PLAN

4

The Architecture Report is being focused on and will be submitted to DARPA for review by January 31, 1982.

In the following quarter, the following activities are planned:

1) Complete VLSI APU design checks and deliver data base to MICARL

2) Fabricate APU mask set

3) Complete APDS simulator

4) Complete fabrication of APDS

5) Check out APU and APDS breadboards

6) Complete and deliver Interim Report (Architecture Report)

No technical problems are forseen at this time. A funds expenditure report is provided in Table I.

Date Prepared __January 12, 1982__
Contract No. __N00014-80-C-0693__
Contractor __Motorola, Inc. GED__

TABLE I

FUNDS EXPENDITURE REPORT

Summary: Work Package Title __Array Processor__
Report Month __December 1981__

Column A — ORIGINAL PROPOSAL		Column B — Latest Accepted Revised Proposals (if any)	Column C — Reporting Month Expenditures	Column D — Cumulative Expenditures To Date			Column E — Cost Complete estimate **	Column F — Latest Cost Estimate (D2 plus E) **
				D1 Total Man Hours	D2 Dollar Value	D3* Percentage Dollar Value		
1. DIRECT LABOR								
Type No. of Hours	Hourly Rate	Dollar Total						
Total Direct Labor		161,363	9,777	11,903	175,551		80,457	256,008
Overhead		155,230	10,709		168,767		76,010	244,777
Total direct labor & O'Head		316,593	20,486		344,318		156,467	500,785
2. MATERIALS & PARTS		500,256	- - -		325,297		262,477	587,774
3. TRAVEL EXPENSE		20,120	667		9,581		13,026	22,607
4. COST OF MONEY		9,900	960		18,275		10,775	29,050
5. GEN & ADMN		156,938	8,497		129,194		77,804	206,998
6. OTHER COSTS		86,193	1,766		45,258		36,049	81,307
TOTAL COSTS		1,090,000	32,376		871,923	80.0	556,598	1,428,521
7. FIXED FEE (OR PROFIT)		99,000	2,941		79,193	80.0	19,807	99,000
TOTAL CONTRACT PRICE		1,189,000	35,317		951,116	80.0	576,405	1,527,521
***OUTSTANDING COMMITMENTS		--	--		42,734	--	(42,734)	--
TOTAL COMMITMENTS AND EXPENDITURES		1,189,000	35,317		993,850		533,671	1,527,521

298 MILS

V$$	XA6	XA∅	XA1	XA2	XA3	XA4	XA5	X15	X14	X13	X12	X11	X10	X9
	703	703	703	703	703	703	703	702	702		702	702	702	702

XS XI XCO

XI (16)

XCO (16)

XA7
703

CONTROL (12) VSS (4)   VSS (4)   CONTROL (12)

XL YS XS XL R   XI
REGISTER SLICE (16)   XL, YL R

XA8
703

XA∅-1 (12)

XA9
703

CONTROL

X
ADDRESS
CONTROLLER
[XAC]
XA 2-15

MSB

XL R   MCA REG. (16)

I 17
701

INSTRUCTION
LOGIC FOR
XAC

YL YS XS   MCB REG. (16)

I 15
701

I 16
701

I 18
701

XA10
701

21 MILS

50 MILS

136 MILS

XI (16)   XCO (16)   YI

XA11
703

50 MILS

1.5 MILS

(22) Voo

MULTIPLIER

ADDRESS CONT. SLICE (16)

XA12
703

INSTRUCTION
LOGIC FOR
YAC

XA   XCO
XI
YI

XA13
703

XA14
702

162 MILS

MPL MPR
LSB MSB

XA15
703

CONTROL (12)

VDD(4)   MSB

MPL
MSB

VSS

MPL, MPR BUS (~16)

YA∅
703

LSB

Xs, Ys BUS (32), SYCL, ICL

YA1
703

Y
ADDRESS
CONTROLLER
[YAC]
YA∅-15

FFB

MSB

see Note 1

XS YS MPL MPR
7μ   3μ
Poly Thru Slice

YA2
703

YA3
703

YCO   XI (16)   YI (16)   WIRING   VSS

1.5 MIL

YA4
703

YA5
703

136 MILS

BIT SLICE (17)

ADDERS, ACCUMULATORS WITH T

YA6

2

X6 702
X5 702
X4 702
X3 702
X2 702
X1 702
(2) 13 MILS
(2)
X∅ 702

RI∅ 701
RI1 701
RI2 701
RI3 701
I19 701
I∅ 701
I1 701
I2 701
I3 701
I4 701
I5 701
I6 701
I7 701
VDD
ICL 705
SYCL 705
I8 701
I9 701
I10 701 see note 2
I11 701
I12

R-REG R∅-R15

(13)

S 2-15

R- BUS (16)

XL,YL ∅,1   R-

(16)

CONTROL (13)

XL,YL REGISTER AND MULTIPLIER DECODE AND CONTROL

CONTEN (14)

VSS (22)

VSS (5)   VDD (5)   I-REG I19,I∅-I2

CLOCK, CONTROL, POWER

(13)

MPR LSE
VDD
VDD

LSE

LSE

CLOCK BUFFERS

INSTRUCTION REGISTER I3-I14

BIT SLICE CONTROL (INSTRUCTION DECODE)

Control & Data (128)

VDD
3 MILS

AND SIZE LOGIC

120 MILS

Notes: 1. FF8 is mask set identifier
2. 700 numbers refer to type of I/o cell
3. M is mils
4. (#) is the number (#) of lines
5. poly is run vertical thru cells; metal is run horizontal thru cells

YA10
701

21 MILS

1.5 MILS

ADDRESS CONT.
SLICE (16)

(22) VDD

XA11
703

50 MILS

XA12
703

INSTRUCTION
LOGIC FOR
IMC

XA

XCO
XI
YI

VDD

2 MIL

XA13
703

XA14
702

VDD

VDD(4)

MSB

MPL
MSB

YSS

162 MILS
MPL MPR
LSB MSB

XA15
703

CONTROL

(12)

YI

LSB

MPL, MPR BUS (~16)

YA0
703

Xs, Ys BUS (22), SYCL, ICL

YA1
703

Y
ADDRESS
CONTROLLER
[YAC]
YA0-15

FFB

see
Note 1

MSB

XS YS MPL MPR

7µ   3µ
Poly Thru Slice

YA2
703

YA3
703

YA4
702

YCO   XI   YI (16)

1.5 MIL

YSS

BIT SLICE (17)

ADDERS, ACCUMULATORS WITH TEST,

YA5
702

136 MILS

YA6
703

YA7
703

ADDRESS CONT.
SLICE (16)

Vss (22)

YA8
703

YA   XI
YI
YCO

YA9
702

YA10
703

YS YI

YA11
702

Vss(4)
19 MILS

MSB

182 MILS

YI (16)

YCO (16)

VSS | YA12 703C | YA13 703 | YA14 703 | YA15 703 | EXCO1 701 | CO 703 | EQL 703 | LTL 703 | YI YS YCO Y15 702 | Y14 702 | Y13 702 | Y12 702 | Y11 702 | Y10 702 | Y9 702 | Y8 702

16 MILS

3

Notes: 1. FF8 is mask set identifier
2. 701 numbers refer to type of I/O cell
3. M is mils
4. (#) is the number (#) of lines
5. poly is run vertical thru cells; metal is run horizontal thru cells

CONTROL

VSS (22)

VSS (5)   VDD (5)

(13)

I-REG
I19, IP-I12

I2
701

I3
701

I4
701

I5
701

I6
701

I7
701

VDD

VDD

MPR LSE
VDD

LSB

13 MILS

CLOCK BUFFERS

ICC
705

SYCL
705

I8
701

I9
701

I10
701   see note 2

I11
701

I12
701

I13
701

I14
701

MSA
701

HCI
701

HRSO
703C1

OVFL
704

INSTRUCTION REGISTER
I3-I14

120 MILS

Control & Data (128)

BIT SLICE CONTROL
(INSTRUCTION DECODE)

AND SIZE LOGIC

103 MILS   VDD

VDD (22)

10M

37 MILS

TRI-STATE CONT (2)

VSS (8)

13 MILS

Y6	Y5	Y4	Y3	Y2	Y1	Y0
702	702	702	702	702	702C	702

20 MILS

305 MILS

DWN BY DAVE HARRISON	MOTOROLA
DOC CHK BY	Government Electronics Division
JSGN CHK BY	8201 E. McDowell Road, P.O. Box 1417, Scottsdale, Arizona 85252
MFG	VLSI ARRAY PROCESSOR
PROJ NO. 3543-150	ARITHMATIC PROCESSOR UNIT
CONTR NO	CHIP PLAN
ISSUED 9-17-81	SIZE FSCM NO. 94990	DWG NO.
APVD	
APVD	SCALE 50X	SHEET 1 of 1

P12   12-10-81   40 . PRTS